Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures
File(s)
Date
2003Author
Kittitornkun, Surin
Hu, Yu-Hen
Publisher
Institute of Electrical and Electronics Engineers Inc
Metadata
Show full item recordPermanent Link
http://digital.library.wisc.edu/1793/9118Description
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Citation
Kittitornkun, S., & Yu, H. Hen (2003). Mapping Deep Nested Do Loop Dsp Algorithms To Large Scale Fpga Array Structures. Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, 11(2), 208-217.