Yield-driven, false-path-aware clock skew scheduling
Baik, Dong Hyun
Chen, Charlie Chung-Ping
Saluja, Kewal K.
Institute of Electrical and Electronics Engineers Computer Society, Piscataway, NJ 08855-1331, United States
MetadataShow full item record
This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
Tsai, J.L., Dong, B. Hyun, C., Charlie C.P., & Saluja, K. K. (2005). Yield Driven, False Path Aware Clock Skew Scheduling. Ieee Design And Test Of Computers, 22(3), 214-222.