Now showing items 1-1 of 1

    • Balancing Capacity and Latency in CMP Caches 

      Beckmann, Bradford; Marty, Michael; Wood, David (University of Wisconsin-Madison Department of Computer Sciences, 2006)
      The large working sets of conmercial and scientific workloads stress the L2 caches of Chip Multiprocessors (CMPs). Some CMPs use a shared L2 cache, to maximize the on-chip cache capacity and minimize misses. Others use ...